

registered transfer level (RTL) model design. The top-level design is independently synthesized using requirements for the synthesizing requirements. Once the synthesizing requirements. Once the synthesizing requirements for those sub-modules, the design may then be verified for t

5